Reducing simulation debugging time, the compiled-code Verilogger Extreme Verilog 2001 simulator provides fast simulation of RTL and gate-level simulations using SDF (Synopsys Delay Format) timing ...

``The addition of Hitachi to our growing portfolio of leading semiconductor vendor endorsers is a major milestone for Model Technology and the ModelSim team,'' said John Lenyo, director of marketing ...