🔹 I’m excited to share my Verilog project journey into digital arbitration and data prioritization! This project focuses on designing and simulating three fundamental digital components: Priority ...

Verilog-based FPGA project implementing an 8-to-3 Dynamic Priority Encoder and an 8-bit Barrel Shifter, designed for Prism Studio’s FPGA Prototyping Internship.