GitHub - s77shah/Arithmetic-Logic-Unit: VHDL implementations of combinational logic circuits, including a simple ALU, multiplexer, and seven-segment decoder. Uses structural and dataflow coding styles ...