This is implemented by means of Verilog test bench as shown in below figure 3. In real time, this memory and controller would be a part of design. The camera would continuously acquire the image and ...