In this paper, we have proposed high data throughput AES hardware architecture by partitioning ten rounds into sub-blocks of repeated AES modules. The blocks are separated by intermediate buffers ...

Concerns about data security have grown due to the increasing leakage power attributed to the scaling of CMOS technology. This necessitates the integration of spintronic devices, such as magnetic ...