The presented prototype enables high row parallelism, as well as high-sensitivity and power/area-efficient readout, via a cascode-based feedback architecture. The feedback architecture performs linear ...