In this paper an asynchronous array multiplier with a new parallel structure is introduced. This parallel array structure is designed to make the computation time faster with lower power consumption.

This paper presents an efficient design and performance analysis of various 64 -bit multipliers implemented at the gate level, which are essential components in digital systems such as Digital Signal ...