Fig. 2. Overall architecture of 7T SRAM cell scheme. Fig. 3. Write cycle waveform. After WL goes to low, SLC goes back to high and small-swing data is amplified to full swing inside a cell. Note that ...