Customized binary convolutional neural network (BCNN) architectures, which are implemented on hardware technologies, give significant advantages for computational efficiency and hardware acceleration.

This brief presents, the pipelining concept to implement the Wallace tree multiplier based on area delay and power (ADP) efficient carry select adder as a final additive unit for high speed, low power ...