The diagram below shows a complex logic gate combining three simple gates. It is possible to work out intermediate outputs (D, the output of the NOT gate, and E, the output of the AND gate) along ...