This paper presents the first integrated circuit implementation of a Hermitian decoder thereby proving its practical viability. Hermitian codes provide much larger block lengths (n = 4080) compared to ...

This paper proposes an analog LDPC decoder employing new stopping iteration method. It is based on the min-sum algorithm and by checking parity H-matrix to decide iteration termination. The proposed ...