Bus structure indicates a possible partitioning boundary while the inter-module connectivity indicates the pin count ... inter-FPGA communication without sending clock along with data. While driving ...