News
The fully validated design kit enables chip developers to implement low-power timing architectures in FD-SOI designs.
Some results have been hidden because they may be inaccessible to you
Show inaccessible resultsSome results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback