SystemVerilog sources for a module for integration of the STRELA CGRA with an AXI Interface. Testbench and other sources needed for simulation. rtl/cva6_files/: SystemVerilog packages with information ...