This research addresses the challenge of high power consumption and suboptimal performance in conventional CMOS decoder designs. To overcome these limitations, a novel CMOS decoder architecture based ...

The proposed design reduces transistor count by 56.3% compared to conventional designs and achieves reductions of 30% and 12.5% over universal and pre-decoded decoder architectures, respectively. In ...