This repository consists of the entire engineering of a 32-bit RISC Computer Programming Unit (CPU) using an FPGA through VHDL. The components are incrementally developed as follows: program counter, ...

I created a CPU simulator in Python. Where the CPU is made up of a program counter register, instructions register, the Control Unit (CU), and the Arithmetic Logic Unit (ALU). The ALU is different ...