The block diagrams of the receive (VF, HF) digital process is then described and also the block diagram of the SSB demodulator by the TMS320C50 processor. Lastly there is the conclusion of this paper.