In Openlane flow, we will give RTL i.e hardware description and Sky130 Process Design Kit as input and after a series of processes, we will get our final GDSII as output. In this flow, there are ...

In this paper, the authors present a novel technique for the mapping of set of DSP applications onto architectures targeting an ASIC/Reconfigurable implementation embedded on the same chip.