In this paper, we have proposed high data throughput AES hardware architecture by partitioning ten rounds into sub-blocks of repeated AES modules. The blocks are separated by intermediate buffers ...