This paper presents design and implementation of novel encoder architecture for low power 8-bit flash ADC. The proposed encoder architecture uses AND-XOR steering logic which is accompanied by the NOR ...

In this paper we have implemented the 8×10 encoder and 10×8 decoder with 3-bit down ripple counter. Ripple counter is one of the techniques for reducing the clock skew problem due to which the power ...