RS decoder modeling using Verilog Language (suitable to be implemented on a Field Programmable logic Array (FPGA). The arithmetic operations which are used in RS code are Galois Fields (GF) addition ...