This paper introduces the design and implementation of a 2×4 decoder using FinFET technology at the 32nm process node, leveraging transmission gate logic and dual-value logic to optimize performance.

Abstract: This paper introduces the design and implementation of a 2×4 decoder using FinFET technology at the 32nm process node, leveraging transmission gate logic and dual-value logic to optimize ...