A test-chip is designed in 40-nm CMOS technology, validating the operation and the efficiency performance of the converter using the proposed cascode bridge. A conversion peak efficiency of 91.5% is ...