Amol Agarwal and Priyanka Garg, Freescale semiconductor EETimes (8/6/2012 10:39 AM EDT) Clock tree synthesis (CTS) is at the heart of ASIC design and clock tree network robustness is one of the most ...