The virtual memory architecture is specified either via page tables, as in IBM VM/370 and the 80×86, or via the TLB structure, as in many RISC architectures. Rather than pay an extra level of ...

Evaluation methodology/metrics and caveats, instruction set design, advanced pipelining, instruction level parallelism, prediction-based techniques, alternative architectures (VLIW, Vector and SIMD), ...