Global Routing: The high-level planning of pathways for interconnects across the chip, ... The graph below shows the total number of publications each year in Routing Algorithms in VLSI Design.

A new technical paper titled “Learning Cache Coherence Traffic for NoC Routing Design” was published by researchers at Nanyang Technological University. “In this work, we propose a cache ...