Abstract: We developed a novel configurable logic array test structure using a highly scalable 3 rd generation split-gate flash memory cell that features low power and fast configuration time. This ...

The Programmable Logic Array (PLA) macro is a physical structure which simplifies LSI chip design while yielding high density and good performance. In addition, the inherent order and regularity of ...