The impact of variability in CMOS technology increases with scaling and low-voltage operation, where conventional design flows need to manage large design margins to ensure an acceptable yield. In ...