This article proposes a novel hybrid MTJ/CMOS architecture that implements the advanced encryption standard (AES) algorithm within a process-in-memory (PiM) framework to enhance data security. The key ...

This paper presents an FPGA architecture for a new version of the Advanced Encryption Standard (AES) algorithm. The efficient hardware that implements the algorithm is also proposed. The new algorithm ...