In this paper, we have proposed high data throughput AES hardware architecture by partitioning ten rounds into sub-blocks of repeated AES modules. The blocks are separated by intermediate buffers ...

This article proposes a novel hybrid MTJ/CMOS architecture that implements the advanced encryption standard (AES) algorithm within a process-in-memory (PiM) framework to enhance data security. The key ...