Our objective is to implement a basic RISC-V CPU core (RV32I Base Instruction set except the instructions - FENCE, ECALL & EBREAK). The following diagrams show the general block diagram of the CPU and ...