The device is available as Verilog source code, and as a netlist for Xilinx FPGAs. Several additional Viterbi decoder devices addressing different markets and even higher throughput are expected to be ...

This version of Bluespec ESL Synthesis was designed to generate easy-to-follow, readable RTL code that can be used for verification, debugging or as the delivery vehicle for IP. Previously, ...